(a) [1.2 pts] This problem investigates how the same code is compiled into different instructions for different processors with different instruction set architectures.



Code to compute C = A + B in each instruction set architecture

Stack	Accumulator	Register-Memory	Register-Register
Push A	Load A	Load R1, A	Load R1, A
Push B	Add B	Add R3, R1, B	Load R2, B
Add	Store C	Store R3, C	Add R3, R1, R2
Рор С			Store R3, C

For this problem, assume that the values A, B, C, D, E, and F reside in memory. Also assume that instruction opcodes are represented by 4 bits, memory addresses are 32 bits wide, and that the processor has 32 general purpose registers.

For each instruction set architecture shown above (Stack, Accumulator, Register-Memory, Register-Register), what is the total code size (in bits) for a code that computes C = A + B? Assume that the instruction sets use variable width instructions. (b)[1.5 pts] Consider a processor with a 4-way set-associative cache with one-word cache blocks and a total cache size of 16 words. The cache uses a least recently used (LRU) replacement policy and is initially empty.

The following sequence of decimal word address references is seen by the cache: 2, 86, 53, 61, 29, 37, 28, 2, 45, 20, 6, 22, 14, 6, 53, 29, 78, 4, 22, 70, 61, 54, 78, 45, 2, 61, 37, 45, 6, 29, 28

(i) Indicate whether each address reference is a hit or a miss.

Address	Set	Hit/Miss
2		
86		
53		
61		
29		
37		
28		
2		
45		
20		
6		
22		
14		
6		
53		
29		
78		
4		
22		
70		
61		
54		
78		
45		
2		
61		
37		
45		
6		
29		
28		

PhD Preliminary Written Exam Fall 2014

Problem #10 Computer Architecture Page 3 of 5

(ii) Show the final cache contents.

Set Contents

0	
1	
2	
3	

PhD Preliminary Written Exam Fall 2014 Problem #10 Computer Architecture

(c) [0.9 pts] Consider the following short program executing on a simple 5-stage in-order pipeline (Fetch, Decode, Execute, Memory, Writeback). For arithmetic instructions, the destination register is listed first, followed by the source registers. For example, ADD R3, R2, R1 adds the contents of R1 and R2 and stores the result in R3.

I1:	LW	R1,	0(R2)	;load R1 from address 0+R2
I2:	LW	R3,	0(R4)	;load R3 from address 0+R4
I3:	ADD	R5,	R1, R1	;R5 = R1 + R1
I4:	SUB	R6,	R7, R8	;R6 = R7 - R8
I5:	SW	R6,	4(R2)	;store R6 to address 4+R2

Assume a pipeline that does not implement forwarding. Insert NOP instructions in the instruction schedule to avoid hazards. How many cycles does it take to execute the modified code (with NOPs inserted)? Assume that a register read can take place in the same cycle that a value is written back to the register file.

PhD Preliminary Written Exam Fall 2014 Problem #10 Computer Architecture

(d) [0.4 pts] The MIPS instruction set provides 32 general purpose registers and 32 floating point registers. Describe one reason why adding more registers to an instruction set can be beneficial and one reason why adding more registers can be detrimental.